Position: Home > Faculty > Teacher > Content

Zhizhong TANG

Oct 30, 2020 12:00

  • Zhizhong TANG

  • Professor

  • Department of Computer Science and Technology

  • Joined Department: 1993

  • Email:tzz-dcs@tsinghua.edu.cn

  • URL:

  • Phone:+86-10-62772213 ext. 0

Education background

Bachelor of Automatic Control, Tsinghua University, Beijing, China, 1970.

Areas of Research Interests/ Research Projects

Computer Architecture, High-Performance Computing

National Natural Science Foundation of China: Trusted Computing Environment and Trusted Software Design based on Virtual Machine Architecture (2008-2010);

National Natural Science Foundation of China: Research on CMP-based Instruction Level Multi-Threading (2008-2010);

National Basic Research Program of China (The 973 Program): Virtualization on Multi-Computer Systems (2007-2011);

National 863 High-Tech Program:Cache Optimization and Parallel Optimization on CMPs (2008-2010);

National "HeGaoJi" Major Project: Research and Development of High Performance Multi-Core DSP Chips (2008-2010).

Research Status

My main research interest is VLIW architecture. I have designed several compiler optimization algorithms for VLIW and proposed a high-performance VLIW processor architecture. I have also investigated in the cache optimization techniques for CMP (Chip Multi-Processor) systems.

Honors And Awards

National Excellent Course Award (2008);

National Teaching Achievement Award, Second Class (2005).

Academic Achievement

[1] Rong, Hongbo, Tang, Zhizhong, Govindarajan, R, Douillet, Alban, Gao, Guang R. Single-dimension multidimensional software pipelining for loops,ACM Transactions on Architecture and Code Optimization, Vol. 4, No. 1, Article 7, Publication date: March 2007, 1-44.

[2] Li Liu, Eric Li, Yimin Zhang, Zhizhong Tang. Optimization of Frequent Itemset Mining on Multiple-Core Processor, VLDB 2007, 1275-1285.

[3] Yu Chen, Wenlong Li, Changkyu Kim, Zhizhong Tang, Efficient Shared Cache Management through Sharing-Aware Replacement and Streaming-Aware Insertion Policy, 23rd IEEE International Parallel and Distributed Processing Symposium, May 25-29, 2009, Rome, Italy.

[4] Shengmei Li, Buqi Cheng, Xingyu Gao, Lin Qiao, Zhizhong Tang, Performance Characterization of SPEC CPU2006 Benchmarks on Intel and AMD Platform, International Symposium on Education and Computer Science (ECS2009). Wuhan, China, March 7th, 2009, 2:116-121.

[5] Yu Chen, Aamer Jaleel, Wenlong Li, Junmin Lin, Zhizhong Tang, Memory Characterization of Emerging Recognition Mining Synthesis Workloads for Multi-Core Processors, Proceedings of 10th Workshop on Computer Architecture Evaluation using Commercial Workloads, in conjunction with the 14th International Symposium on High-Performance Computer Architecture, Feb. 2008

[6] Yu Chen, Wenlong Li, Junmin Lin, Aamer Jaleel, Zhizhong Tang, Data Sharing Analysis of Emerging Parallel Media Mining Workloads, 15th International Conference on High Performance Computing (HiPC), Bangalore, India, December 17th, 2008., 87-96

[7] Junmin Lin, Aamer Jaleel, Yu Chen, Wenlong Li, and Zhizhong Tang. Memory Characterization of SPEC CPU2006 Benchmark Suite, 11th Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW-11), Salt Lake City, Utah. February 17th, 2008.

[8] Junmin Lin, Yu Chen, Wenlong Li, Aamer Jaleel, and Zhizhong Tang, Understanding the Memory Behavior of Emerging Multi-core Workloads, 23rd IEEE International Parallel and Distributed Processing Symposium, 2009.